Memory device command buffer apparatus and method and memory devices and computer systems using same

ABSTRACT

A command buffer for use in packetized DRAM includes a four stage shift register for shifting for sequentially storing four 10-bit command words. The shift register combines the four 10-bit command words into a single 40-bit command word and transfer the 40-bit command word to a storage register for processing by the DRAM. The shift register may then continue to receive and store subsequent 10-bit command words. The command buffer also includes circuitry for determining whether a command packet is intended for the memory device containing the command buffer or whether it is intended for another memory device. Specifically, a portion of the 40-bit command word from the storage register is compared to identifying data stored in an identifying latch. In the event of a match, a chip select signal is generated to cause the memory device to perform the function corresponding to other portions of the 40-bit command word. The identifying latch is programmed with the unique identifying data during power-up by storing the identifying data responsive to an initialization command packet. The shift register includes shift register circuits that are specifically adapted to operate at very high speeds.

TECHNICAL FIELD

[0001] This invention relates to memory devices used in computer systems, and, more particularly, to an input buffer used to process commands in memory devices.

BACKGROUND OF THE INVENTION

[0002] Conventional computer systems include a processor (not shown) coupled to a variety of memory devices, including read-only memories (“ROMs”) which traditionally store instructions for the processor, and a system memory to which the processor may write data and from which the processor may read data. The processor may also communicate with an external cache memory, which is generally a static random access memory (“SRAM”). The processor 12 also communicates with input devices, output devices, and data storage devices.

[0003] Processors generally operate at a relatively high speed. Processors such as the Pentium® and Pentium Pro® microprocessors are currently available that operate at clock speeds of at least 200 MHz. However, the remaining components of the computer system, with the exception of SRAM cache, are not capable of operating at the speed of the processor. For this reason, the system memory devices, as well as the input devices, output devices, and data storage devices, are not coupled directly to the processor bus. Instead, the system memory devices are generally coupled to the processor bus through a memory controller, and the input devices, output devices, and data storage devices are coupled to the processor bus through a bus bridge. The memory controller allows the system memory devices to operate at a lower clock frequency that is substantially lower than the clock frequency of the processor. Similarly, the bus bridge allows the input devices, output devices, and data storage devices to operate at a substantially lower frequency. Currently, for example, a processor having a 200 MHz clock frequency may be mounted on a mother board having a 66 MHz clock frequency for controlling the system memory devices and other components.

[0004] Access to system memory is a frequent operation for the processor. The time required for the processor, operating, for example, at 200 MHz, to read data from or write data to a system memory device operating at, for example, 66 MHz, greatly slows the rate at which the processor is able to accomplish its operations. Thus, much effort has been devoted to increasing the operating speed of system memory devices.

[0005] System memory devices are generally dynamic random access memories (“DRAMs”). Initially, DRAMs were asynchronous and thus did not operate at even the clock speed of the motherboard. In fact, access to asynchronous DRAMs often required that wait states be generated to halt the processor until the DRAM had completed a memory transfer. However, the operating speed of asynchronous DRAMs was successfully increased through such innovations as burst and page mode DRAMs which did not require that an address be provided to the DRAM for each memory access. More recently, synchronous dynamic random access memories (“SDRAMs”) have been developed to allow the pipelined transfer of data at the clock speed of the motherboard. However, even SDRAMs are incapable of operating at the clock speed of currently available processors. Thus, SDRAMs cannot be connected directly to the processor bus, but instead must interface with the processor bus through a memory controller, bus bridge, or similar device. The disparity between the operating speed of the processor and the operating speed of SDRAMs continues to limit the speed at which processors may complete operations requiring access to system memory.

[0006] A solution to this operating speed disparity has been proposed in the form of a computer architecture known as “SyncLink.” In the SyncLink architecture, the system memory is coupled to the processor directly through the processor bus. Rather than requiring that separate address and control signals be provided to the system memory,. SyncLink memory devices receive command packets that include both control and address information. The SyncLink memory device then outputs or receives data on a data bus that is coupled directly to the data bus portion of the processor bus.

[0007] An example of a computer system 10 using the SyncLink architecture is shown in FIG. 1. The computer system 10 includes a processor 12 having a processor bus 14 coupled to three packetized dynamic random access memory or SyncLink DRAMs (“SLDRAM”) devices 16 a-c. The computer system 10 also includes one or more input devices 20, such as a keypad or a mouse, coupled to the processor 12 through a bus bridge 22 and an expansion bus 24, such as an industry standard architecture (“ISA”) bus or a Peripheral component interconnect (“PCI”) bus. The input devices 20 allow an operator or an electronic device to input data to the computer system 10. One or more output devices 30 are coupled to the processor 12 to display or otherwise output data generated by the processor 12. The output devices 30 are coupled to the processor 12 through the expansion bus 24, bus bridge 22 and processor bus 14. Examples of output devices 24 include printers and a video display units. One or more data storage devices 38 are coupled to the processor 12 through the processor bus 14, bus bridge 22, and expansion bus 24 to store data in or retrieve data from storage media (not shown). Examples of storage devices 38 and storage media include fixed disk drives floppy disk drives, tape cassettes and compact-disk read-only memory drives.

[0008] In operation, the processor 12 communicates with the memory devices 16 a-c via the processor bus 14 by sending the memory devices 16 a-c command packets that contain both control and address information. Data is coupled between the processor 12 and the memory devices 16 a-c, through a data bus portion of the processor bus 14. Although all the memory devices 16 a-c are coupled to the same conductors of the processor bus 14, only one memory device 16 a-c at a time reads or writes data, thus avoiding bus contention on the processor bus 14. Bus contention is avoided by each of the memory devices 16 a-c and the bus bridge 22 having a unique identifier, and the command packet contains an identifying code that selects only one of these components.

[0009] The computer system 10 also includes a number of other components and signal lines which have been omitted from FIG. 1 in the interests of brevity. For example, as explained below, the memory devices 16 a-c also receive a master clock signal to provide internal timing signals, a data clock signal clocking data into and out of the memory device 16, and a FLAG signal signifying the start of a command packet.

[0010] The memory devices 16 are shown in block diagram form in FIG. 2. Each of the memory devices 16 includes a clock divider and delay circuit 40 that receives a master clock signal 42 and generates a large number of other clock and timing signals to control the timing of various operations in the memory device 16. The memory device 16 also includes a command buffer 46 and an address capture circuit 48 which receive an internal clock CLK signal, a command packet CA0-CA9 on a command bus 50, and a FLAG signal on line 52. As explained above, the command packet contains control and address information for each memory transfer, and the FLAG signal identifies the start of a command packet which may include more than one 10-bit packet word. In fact, a command packet is generally in the form of a sequence of 10-bit packet words on the 10-bit command bus 50. The command buffer 46 receives the command packet from the bus 50, and compares at least a portion of the command packet to identifying data from an ID register 56 to determine if the command packet is directed to the memory device 16 a or some other memory device 16 b, c. If the command buffer determines that the command is directed to the memory device 16 a, it then provides a command word to a command decoder and sequencer 60. The command decoder and sequencer 60 generates a large number of internal control signals to control the operation of the memory device 16 a during a memory transfer.

[0011] The address capture circuit 48 also receives the command words from the command bus 50 and outputs a 20-bit address corresponding to the address information in the command. The address is provided to an address sequencer 64 which generates a corresponding 3-bit bank address on bus 66, a 10-bit row address on bus 68, and a 7-bit column address on bus 70.

[0012] One of the problems of conventional DRAMs is their relatively low speed resulting from the time required to precharge and equilibrate circuitry in the DRAM array. The packetized DRAM 16 a shown in FIG. 2 largely avoids this problem by using a plurality of memory banks 80, in this case eight memory banks 80 a-h. After a memory read from one bank 80 a, the bank 80 a can be precharged while the remaining banks 80 b-h are being accessed. Each of the memory banks 80 a-h receive a row address from a respective row latch/decoder/driver 82 a-h. All of the row latch/decoder/drivers 82 a-h receive the same row address from a predecoder 84 which, in turn, receives a row address from either a row address register 86 or a refresh counter 88 as determined by a multiplexer 90. However, only one of the row latch/decoder/drivers 82 a-h is active at any one time as determined by bank control logic 94 as a function of bank data from a bank address register 96.

[0013] The column address on bus 70 is applied to a column latch/decoder 100 which, in turn, supplies I/O gating signals to an I/O gating circuit 102. The I/O gating circuit 102 interfaces with columns of the memory banks 80 a-h through sense amplifiers 104. Data is coupled to or from the memory banks 80 a-h through the sense amps 104 and I/O gating circuit 102 to a data path subsystem 108 which includes a read data path 110 and a write data path 112. The read data path 110 includes a read latch 120 receiving and storing data from the I/O gating circuit 102. In the memory device 16 a shown in FIG. 2, 64 bits of data are applied to and stored in the read latch 120. The read latch then provides four 16-bit data words to a multiplexer 122. The multiplexer 122 sequentially applies each of the 16-bit data words to a read FIFO buffer 124. Successive 16-bit data words are clocked through the FIFO buffer 124 by a clock signal generated from an internal clock by a programmable delay circuit 126. The FIFO buffer 124 sequentially applies the 16-bit words and two clock signals (a clock signal and a quadrature clock signal) to a driver circuit 128 which, in turn, applies the 16-bit data words to a data bus 130 forming part of the processor bus 14. The driver circuit 128 also applies the clock signals to a clock bus 132 so that a device such as the processor 12 reading the data on the data bus 130 can be synchronized with the data.

[0014] The write data path 112 includes a receiver buffer 140 coupled to the data bus 130. The receiver buffer 140 sequentially applies 16-bit words from the data bus 130 to four input registers 142, each of which is selectively enabled by a signal from a clock generator circuit 144. Thus, the input registers 142 sequentially store four 16-bit data words and combine them into one 64-bit data word applied to a write FIFO buffer 148. The write FIFO buffer 148 is clocked by a signal from the clock generator 144 and an internal write clock WCLK to sequentially apply 64-bit write data to a write latch and driver 150. The write latch and driver 150 applies the 64-bit write data to one of the memory banks 80 a-h through the I/O gating circuit 102 and the sense amplifier 104.

[0015] As mentioned above. an important goal of the SyncLink architecture is to allow data transfer between a processor and a memory device to occur at a significantly faster rate. However, the operating rate of a packetized DRAM, including the packetized DRAM shown in FIG. 2, is limited by the time required to receive and process command packets applied to the memory device 16 a. More specifically, not only must the command packets be received and stored, but they must also be decoded and used to generate a wide variety of signals. However, in order for the memory device 16 a to operate at a very high speed, the command packets must be applied to the memory device 16 a at a correspondingly high speed. As the operating speed of the memory device 16 a increases, the command packets are provided to the memory device 16 a at a rate that can exceed the rate at which the command buffer 46 can process the command packets.

[0016] Although the foregoing discussion is directed to the need for faster command buffers in packetized DRAMs, similar problems exist in other memory devices, such as asynchronous DRAMs and synchronous DRAMs, which must process control and other signals at a high rate of speed. Thus, for the reasons explained above, the limited operating speed of conventional command buffers threatens to severely limit the maximum operating speed of memory devices, particularly packetized DRAMs. Therefore, there is a need for a command buffer that is able to receive and process command packets and other memory control signals at a higher rate.

SUMMARY OF THE INVENTION

[0017] A command buffer for a memory device, such as a packetized DRAM, is adapted to receive a command of N M-bit words on an M-bit bus. The command buffer includes M shift registers each having an input terminal, an output terminal, and a clock terminal. The input of each of the shift registers is coupled to a respective bit of the M-bit bus. Each of the shift registers having N stages, with a data signal applied to the input terminal being shifted from one stage to one or more subsequent stages each cycle of a clock signal adapted to be applied to the clock terminals of the shift registers. The operation of the shift registers is controlled by a control circuit having a start terminal, a clock terminal, and an output terminal, The control circuit generates a load signal after N clock signals have been applied to the clock terminal after a start signal has been applied to the start terminal so that N data words have been stored in the shift register. The load signal causes the N data words from the shift register to be loaded into a storage register having N*M storage cells. The storage register then outputs an N*M-bit command word. The command buffer also preferably includes a command decoder for determining if at least a portion of the command word has a specific value and generating a chip select signal in response thereto. The command decoder may include a latch storing the specific command word value and outputting a comparison word corresponding thereto. A comparator compares the comparison word with at least a portion of the command word and generates the select signal responsive to a match between the comparison word and the portion of the command word. Each of the shift register stages preferably includes first and second transfer gates and first and second storage devices. The first transfer gate receives one of the M-bits of the command, and transfers the command bit to the first storage device responsive to a first predetermined portion of the clock signal. The first storage device then applies the stored command bit to the second transfer gate. The second transfer gate transfers the command bit to the second storage device responsive to a second predetermined portion of the clock signal. The second storage device applies the stored command bit to an output terminal. The second the second transfer gate preferable includes first, second, third, and fourth switches connected in series with each other between first and second reference voltages. Control terminals of the second and third switches are coupled the output terminal of the first storage device to receive the stored command bit from the first storage device. The second switch closes responsive to a command bit of one value, and the third switch closes responsive to a command bit of another value. A node between the second and third switches serves as the output of the second transfer gate. The control terminals of the first and fourth switches are coupled to the clock signal to close the first and second switches responsive to a second predetermined portion of the clock signal.

BRIEF DESCRIPTION OF THE DRAWINGS

[0018]FIG. 1 is a block diagram of a computer system using SyncLink architecture.

[0019]FIG. 2 is a block diagram of a packetized DRAM used in the computer system of FIG. 1.

[0020]FIG. 3 is a block diagram of a command buffer that is usable in the packetized DRAM of FIG. 2.

[0021]FIG. 4 is a more detailed block diagram of a command buffer that is usable in the packetized DRAM of FIG. 2.

[0022]FIG. 5 is a timing diagram showing the clock signals used in a portion of the control circuit of the command buffer shown in FIGS. 3 and 4.

[0023]FIG. 6 is a logic diagram of one of the shift register circuits used in the command buffer shown in FIGS. 3 and 4.

[0024]FIG. 7 is a schematic and logic diagram of a shift register stage used in the shift register circuit of FIG. 6.

[0025]FIG. 8 is a timing diagram showing the various signals present in the shift register stage of FIG. 7.

[0026]FIG. 9 is a schematic and logic diagram of a storage register and a comparator used in the command buffer shown in FIGS. 3 and 4.

[0027]FIG. 10 is a logic diagram of a register circuit used in the storage register shown in FIG. 9.

[0028]FIG. 11 is a logic diagram of a decoder used in the command buffer shown in FIGS. 3 and 4.

[0029]FIG. 12 is a logic diagram of an ID Register used in the command buffer shown in FIGS. 3 and 4 to store identifying data unique to each memory device.

[0030]FIG. 13 is a schematic diagram of a latch circuit used in the ID Register Circuit of FIG. 12.

DETAILED DESCRIPTION OF THE INVENTION

[0031] One embodiment of a command buffer 200 in accordance with the invention is illustrated in FIG. 3. The command buffer 200 can be used in place of the command buffer 46 in FIG. 2, and the resulting memory device may be used in the computer system shown in FIG. 1. With reference to FIG. 3, a command packet consisting of a plurality of packet words are applied to a shift register 202 via a bus 204. The width of the bus 204 corresponds to the size of the shift register 202, and the number of packet words in the command packet corresponds to the number of stages of the shift register 202. In the embodiment shown in FIG. 3, the shift register 202 has four stages, each of which is 10 bits wide. Thus, the shift register 202 sequentially receives four 10-bit packet words responsive to a clock signal CLK. Coincident with the start of a four word command packet, a FLAG signal is applied to a control circuit 204 which is clocked by the CLK signal along with the shift register 202. After four command words have been shifted into the shift register 202, the control circuit 204 generates a LOAD signal that is applied to a storage register 208. The storage register 208 then loads all of the data stored in the shift register 202. In the embodiment shown in FIG. 3 in which four 10-bit packet words are shifted into the shift register 202, the storage register 208 receives and stores a 40-bit command word. However, in the more general case, the shift register 202 has N stages, each of which has a width of M bits, and the storage register 208 loads an M*N bit command word. Also, in the embodiment shown in FIG. 3, each of the command words is shifted through two stages of the shift register 202 for each CLK cycle.

[0032] After the storage register 208 has been loaded, it continuously outputs the M*N bit command word to a decoder 210, an ID register 212, and a compare circuit 214. The storage register 208 also outputs the 40-bit command word on a command bus 220, and the compare circuit generates a CHPSEL signal on line 222. As explained below, the CHPSEL signal, when active high, causes the memory device containing the command buffer 200 to perform a function corresponding to the command word on the command bus 220.

[0033] The function of the decoder 210, ID register 212, and comparator 214 is to examine the 40-bit command word and determine whether the command word is intended for the memory device containing the command buffer 200. More specifically, the command buffer 200 is programmed with a unique identifying code included in an initialization command packet during an initialization routine. A portion of the M*N bit initialization command word output from the storage register 208 is applied to the decoder 210, and another portion is applied to the ID register 212. The portion of the initialization command packet is recognized by the decoder 210, which then generates a latch signal which causes the ID register 212 to store the other portion of the initialization command word. The portion of the initialization command word stored in the ID register 212 which uniquely identifies the memory device containing the command buffer 200. Thus, the portion of the command word decoded by the decoder 210 is the same for all memory devices, while the portion of the command word applied to the ID register 212 is different for each memory device. (During the initialization, means are provided to prevent all of the memory devices from simultaneously responding to the initialization command packet, as explained below.) Thus, after initialization, the ID register 212 contains identifying data that is unique to the memory device containing the command buffer 200.

[0034] After the identifying data have been stored in the ID register 212, a portion of each 40-bit command word from the storage register 208 is applied to the comparator 214 and compared to the identifying data stored in the ID register 212. In the event of a match, the comparator 214 generates an active CHPSEL signal which causes the memory device to carry out the operation corresponding to the command word on the command bus 220. Significantly, when the memory device is carrying out that command, the next N M-bit packet words are being shifted into the shift register 202. Thus, the memory device containing the command buffer 200 is capable of continuously receiving and processing command words.

[0035] The command buffer 200 is shown in greater detail in the block diagram of FIG. 4. As shown in FIG. 4, the control circuit 206 includes a clock circuit 230 receiving a clock signal CLK and its quadrature CLK90 from elsewhere in the memory device containing the command buffer 200. The CLK and CLK90 signals are applied to a NOR gate 232 which outputs a high whenever CLK and CLK90 are both low, as illustrated in the timing diagram of FIG. 5. The output of the NOR gate 232 is applied through a first inverter 234 to generate a CLK1 signal and then through a second inverter 236 to generate a CLK1* signal (the “*” symbol after a signal name is used throughout to designate the compliment of the signal).

[0036] The CLK90 and CLK signals are also applied to a NAND gate 240 which outputs a low whenever both CLK and CLK90 are high, as also illustrated in FIG. 5. The output of the NAND gate 240 is coupled through an inverter 242 to generate a CLK0 signal and then through a second inverter 244 to generate a CLK0* signal. These signals are used throughout the command buffer 200, as explained in detail below.

[0037] The control circuit 206 also includes a pair of shift registers 246, 248 that are connected in series with each other to form an 8-stage shift register. The shift register 246 receives the FLAG signal and sequentially shifts it through the four stages of the shift register circuit 246 and then through the four stages of the shift register circuit 248 responsive to the CLK0, CLK0*, CLK1, and CLK1* signals. The FLAG signal is shifted through two stages of the shift register circuits 246, 248 each cycle of the CLK signals. Thus, when FLAG goes high, two successive F<0:7> outputs of the shift register circuits 246, 248 sequentially go high each clock cycle.

[0038] The shift register 202 shown in FIG. 3 includes ten separate shift register circuits 250 a-j, each of which receive a respective bit CA0-CA9 of the incoming 10-bit packet word. As explained further below, each of the shift register circuits 250 a-j includes four shift register stages. Thus, after four clock cycles, four packet word bits CA have been shifted into each shift register circuit 250, and all four of these bits are available as a 4-bit word B<0:3>. Thus, the ten shift register circuits 250 a-j collectively output a 40-bit command word.

[0039] The remaining components of the command buffer 200 are the decoder 210, the ID Register 212, and the storage register 208 and comparator 214 which are shown as one block in FIG. 4. These components operate as explained above. However, the block diagram of FIG. 4 shows some additional signal inputs and outputs, namely, the SI and RESET* inputs and the SO output. All of these signal inputs and outputs are used during the initialization sequence. Specifically, at initialization, the RESET* input goes active low to load predetermined identification data, i.e., the number “63,” into the ID register 212. The RESET* signal also clears all 40 stages of the storage register 208 so that a spurious command does not appear on the command bus 220. By setting the identification data in the ID register 212 to a known value, i.e., 63, the processor is able to subsequently load the ID register 212 with identifying data that is unique to the memory device containing the command buffer 200. As mentioned above, the comparator 214 must generate a CHPSEL signal to allow the memory device to perform various functions. Included in these various functions is decoding the portion of the 40-bit command word that allows the decoder 210 to generate the LOADID signal. Thus, if the processor was not able to apply to the command buffer 200 a command packet containing the identifying data in the ID register 212, the comparator 214 would not generate the CHPSEL output. Without the CHPSEL output, the decoder 210 would not generate the LOADID output to load the identifying data into the ID register 212. However, the command packet initially contains the binary equivalent of 63 which is favorably compared by the comparator 214 to the “63” initial identifying data in the ID register 212. Thus, on this initialization command, the comparator 214 generates the CHPSEL signal which allows the decoder 210 to generate a LOADID signal that latches other portions of the 40-bit command word into the ID register 212 as the unique identifying data for the memory circuit containing the command buffer 200.

[0040] During the initialization routine, all of the memory devices in the computer system 10 (FIG. 1) receive the same command packet and thus would latch the same identifying data into their respective ID registers 212 if there were not some means to prevent all of the memory devices from simultaneously responding to the initialization command packet. The SI input and the SO output are provided for this purpose. Assuming that the computer system 10 contains three memory devices 16, the SI input of the first memory device is permanently held high through a jumper or similar means. A high SI input allows the command decoder 210 to generate a LOADID output to load a portion of the 40-bit command word into the ID register 212 as the unique identifying data. The SO output of the first memory device is coupled to the SI input of the second memory device, and the SO output of the second memory device is coupled to the SI input of the third memory device. The SO output of each of the memory devices is initially low. However, when unique identifying data is loaded into the ID register 212, the ID register 212 generates a high SO output. The high SO output coupled to the SI input of the subsequent memory device allows the subsequent memory device to be programmed with the identifying data. Thus, after the identifying data has been loaded into the ID register 212 for the first memory device, its SO output goes high thereby driving the SI input of the second memory device high. As a result, the identifying data in the initialization command packet is loaded into the ID register 212 of the second memory device which then generates a high SO output. The high SO output drives the SI input of the third memory device high which allows the ID register 212 of the third memory device to receive and store identifying data in the third initialization command packet. Once the unique identifying data has been stored in the ID register 212, the memory device no longer responds to the initialization command packet because the identifying data is no longer “63,” which is the identifying data in the initialization command packet.

[0041] As explained above with reference to FIG. 4, the shift register 202 shown in FIG. 3 includes ten separate shift register circuits 250 a-j, each of which receive a respective bit CA0-CA9 of the incoming 10-bit packet word. As illustrated in FIG. 6, each of the shift registers 250 a-j includes four shift register stages 252 a-d. The first stage 252 a receives the packet word bit CA, and its output is connected to the input of the second stage 252 b and to an external output B<0>. Similarly, each stage 252, until the last 252 d, is connected to the input of a subsequent stage and to an external output. Transfer from the input to the output of each stage 252 is in response to four clock signals CLK0, CLK0*, CLK1, CLK1* as explained in greater detail below. After four clock cycles, four packet word bits CA have been shifted into the shift register circuit 250 and all four of these bits are available as a 4-bit word B<0:3>. Thus, the ten shift register circuits 250 a-j collectively output a 40-bit command word.

[0042] Each of the shift register stages 252 is shown in greater detail in FIG. 7. Each of the shift register stages 252 includes a first transfer gate 260, a second transfer gate 264, and a second latch 266. The transfer gate 260 includes a first transfer gate circuit 270 operated by the CLK0 and CLK0* signals and a second transfer circuit 272 in parallel with the first transfer circuit 270 and operated by the CLK1 and CLK1* signals. The first latch 262 and the second latch 266 are each formed by a pair of inverters 276, 278 connected input-to-output. The second transfer gate 264 is formed by three PMOS transistors 280, 282, 284 connected between a supply voltage and the input to the second latch 266. The second transfer gate 264 also includes three NMOS transistors 290, 292, 294 connected in series between the input to the second latch 266 and ground. As explained below, the second transfer gate 264 inverts the signal from the first latch 262. Therefore, to restore the correct phasing of the command signals CA, an inverter 298 is provided at the output of the second latch 266.

[0043] Each of the transfer gate circuits 270, 272 are formed by an NMOS transistor and a PMOS transistor (not shown) connected in parallel with each other with the gate of the NMOS transistor being coupled to the non-inverting input and the gate of the PMOS transistor coupled to the inverting input.

[0044] The operation of the shift register stage 252 shown in FIG. 7 is best explained with reference to the timing diagram of FIG. 8. The transfer gate circuit 270 is conductive whenever the CLK0 signal is high and the CLK0* signal is low. Thus, the transfer gate circuit 270 is conductive for a short period each clock cycle, as shown by the line segments adjacent the 270 COND designation in FIG. 8. Similarly, the transfer gate 272 is conductive whenever the CLK1 signal is low and the CLK1* signal is high. As shown by the line segments in FIG. 8, the transfer gate circuit 272 is conductive for a short period each clock cycle, with the conductive period of the transfer gate circuit 270 being equally spaced from the conductive period of the transfer gate circuit 272. Thus, the first transfer gate 260 is conductive twice each clock cycle, with each conductive period followed by a period of non-conductivity. Each time the transfer gate 260 is conductive, the inverse of the command bit CA is output from the latch 262 to the second transfer gate 264.

[0045] The function of the second transfer gate 264 is to couple the input to the second latch 266 to either V_(CC) or ground at the proper time depending upon the value at the output of the first latch 262. The PMOS transistors 280, 282 are conductive whenever CLK0 and CLK1* are both low, which occurs at times designated by the line segments adjacent the “PMOS” designation in FIG. 8. The NMOS transistors 292, 294 are both conductive whenever the CLK1 signal and the CLK0* signal are both high, which occurs twice each clock cycle at the times designated by the line segments adjacent “NMOS” in FIG. 8. Thus, the PMOS transistors 280, 282 and the NMOS transistors 292, 294 are all conductive at the same times, and these periods of conductivity alternate with the periods of conductivity of the first transfer gate 260. The input to the second latch 260 is coupled to either V_(CC) or ground during these periods of conductivity depending upon whether the output of the first latch 262 turns ON the PMOS transistor 284 or the NMOS transistor 290. More specifically, if the output of the first latch 262 is high, the NMOS transistor 290 will turn ON, thereby applying a low to the input of the second latch 266. If the output of the first latch 262 is low, the PMOS transistor 284 will turn ON, thereby applying a high to the input of the second latch 266. Thus, the second transfer gate 264 couples the inverted output of the first latch 262 to the input of the second latch 266.

[0046] During the time that the second transfer gate 264 is conductive, the second latch 266 outputs a signal that is the same as the output of the first latch 262 which, after passing through the inverter 298, is the same phase as the incoming command bit CA. The operation of the latch circuit 250 is shown using a command bit CA, which is initially high, but goes low shortly after t₀. During the next conductive period of the first transfer gate 260 at time t₁, the high command bit CA is transferred to the output of the first latch 262 in inverted form as shown in FIG. 8. During the next conductive period of the second transfer gate 264, the high at the output of the latch 262 is coupled to the output of the latch 266, thereby causing the output to go low at time t₂. Shortly thereafter, the command bit CA goes high. At the next conductive period of the first latch 260 at time t₃, this high is coupled through the first latch 260, thereby causing the output of the second latch 262 to go low. On the next conductive period of the second transfer gate 264 at time t₄, the high output of the first latch 262 is coupled to the output of the second latch 266, thereby causing the output to go high. Thus, a command bit coupled to the shift register stage 250 is shifted to the output of the shift register stage 250 less than one clock cycle later. On the next half clock cycle, the command bit is shifted to the output of the next shift register stage until four clock cycles have elapsed, at which time four command bits have been shifted into each shift register circuit 250. Thus, two command bits are shifted through each shift register circuit 250 each clock cycle in the same manner that the FLAG signal is shifted through two stages of the shift register circuit 246, 248 (FIG. 4) each clock cycle.

[0047] The shift register circuits 250 shown in FIG. 6, including the shift register stages shown in FIG. 7, are also used as the shift registers 246, 248 in the control circuit 206 (FIG. 4).

[0048] The storage register 208 and the comparator 214 are illustrated in FIG. 9. The storage register 208 includes a control circuit 300 for generating HOLD signals to load the 40-bit command word from the shift register 202 into a 40-bit register 302. The control circuit 300 includes a NOR gate 310 that receives a CLK90* signal generated by passing the CLK90 signal through an inverter 312. The NOR gate 310 also receives the output of a delay circuit 314 which, in turn, is driven by the output of an inverter 316 that receives the CLK signal. The output of the NOR gate 310 goes high whenever CLK90 is high and whenever CLK is high after the delay provided by the delay circuit 314. The output of the NOR gate 310 is applied to one input of a three input NAND gate 318 and also receives a CLK* signal from the inverter 316 and an F<3> signal from the control circuit 206 (FIG. 4). The output of the NAND gate 318 is low when all of its inputs are high. Thus, the output of the NAND gate 318 is low when the CLK90 signal is high, the delayed CLK is high, the CLK signal is low, and F<3> is high. As shown in the timing diagram of FIG. 5, these signal conditions exist for each falling edge of the CLK signal whenever the F<3> signal goes high.

[0049] The low at the output of the NAND gate 318 is applied to a NAND gate 322 which then outputs a high which is coupled through two inverters 324, 326. Thus, on the falling edge of CLK whenever F<3> goes high, the output of the inverter 324 generates an active low HOLD* and the inverter 326 generates an active high HOLD signal.

[0050] The active low HOLD* signal and the active high HOLD signal are also generated if the other input to the NAND gate 322 goes low. The other input to the NAND gate 322 is driven by the output of a NAND gate 330 which receives the CLK signal, the F<3> signal and the output of a NOR gate 332. The NOR gate 332, in turn, receives the CLK90 signal and the CLK signal after being delayed by a delay circuit 334. Thus, the output of the NAND gate 330 goes low to generate an active HOLD and HOLD* signals when the CLK signal is high, the CLK90 signal is low, the delayed CLK signal goes low, and F<3> goes high. As illustrated in FIG. 5, these signal conditions are met whenever F<3> is high on the rising edge of CLK.

[0051] In summary, active HOLD and HOLD* signals are generated on either the rising edge or the falling edge of the CLK signal four clock cycles after the FLAG signal is applied to the control circuit 206 (FIG. 4). As explained above, after four clock cycles, four 10-bit packet words have been shifted into the shift register 202, and it is at this time that the HOLD and HOLD* signals transfer these 40 bits to the register 302.

[0052] The register 302 includes 40 register cells 340 a-340 am each of which receives an active low reset signal RESET*, the HOLD and HOLD* signals and a bit C from the shift register 202. One of the register cells 340 b is shown in detail in FIG. 10. The register cells 340 each include a first transfer gate 344, a first latch 346, a second transfer gate 348, and a second latch 350. The input to the second latch 350 is selectively pulled high by a PMOS transistor 352 whenever the RESET* signal goes low to cause its output Y to go low. Thus, upon reset, all of the outputs Y of the storage register 208 are set low.

[0053] The first transfer gate 344 includes an NMOS transistor (not shown) having its gate connected to the HOLD input and a PMOS transistor (not shown) connected in parallel with the NMOS transistor having its gate connected to the HOLD* input. Thus, the transfer gate 344 is closed when the HOLD and HOLD* signals are active. The second transfer gate 348 also uses an NMOS transistor (not shown) in parallel with a PMOS transistor (not shown), but their gates are connected to the HOLD and HOLD* signals with the opposite polarity. Thus, when HOLD and HOLD* are active, a command bit from the shift register 202 is transferred to the latch 346. Shortly thereafter when the HOLD and HOLD* signals become inactive, the transfer gate 348 closes to transfer the command bit to the second latch 350. As with the latches used in the shift register stages 252 (FIG. 7), each of the latches 346, 350 is formed by a pair of inverters 360, 362 connected input-to-output.

[0054] Returning to FIG. 9, the comparator 214 includes a collection of logic circuits that compare 6 bits of identifying data ID<0:5> with six command bits from the storage register 208 to generate an active high chip select CHPSEL signal when a command is intended for use by the memory device containing the command buffer 200. The operation of the comparator 214 can best be understood by tracing backwards from an active high chip select CHPSEL output. The CHPSEL output is generated at the output of an inverter 370 which is coupled to the output of a NAND gate 372. The CHPSEL will be active high whenever the output of the NAND gate 372 is low, which will occur whenever both inputs to the NAND gate 372 are high. The inputs to the NAND gate 372 are generated at the outputs of NOR gates 374, 376. The outputs of the NOR gates 374, 376 will both be high if all of the inputs to the NOR gates 374, 376 are low. The inputs to the NOR gate 374 will all be low if the output of any of three NOR gates 380, 382, 384 is high. Each NOR gate 380, 382, 384 has two inputs, one of which is connected to the output of an exclusive OR circuit 390 and the other of which is coupled to one of the command bits Y, either directly or through additional logic circuitry.

[0055] Each of the exclusive OR circuits 390 includes a pair of transfer gates 392, 394 which are alternately enabled by an ID bit and its compliment ID* at the output of an inverter 396. The transfer gate 392 receives the command bit Y while the transfer gate 394 receives the complement of the command bit Y* from an inverter 398. If the command bit Y and the ID bit are both low, then the transfer gate 394 is enabled, and the high complement of the command bit is coupled through the transfer gate 294 to the input of the NOR gate 380. If the command bit Y and the ID bit are both high, then the transfer gate 392 is enabled, and the high command bit is coupled to the input to the NOR gate 380. Thus, the output of the exclusive OR circuit 390 is high if the command bit Y matches the identifying bit ID.

[0056] If the command bit Y is low and the identifying bit ID is high, then the transfer gate 392 is enabled and the low command bit is transferred to the input of the NOR gate 380. Finally, if the command bit is high but the identifying bit ID is low, then the transfer gate 394 is enabled and the low complement of the command bit Y is coupled through the transfer gate 394 to the NOR gate 380. Thus, the output of the exclusive OR circuit 390 is low in the event the command bit Y does not match the identifying bit ID.

[0057] The output of the NOR gate 380 will thus be low if either the Y<0> command bit matches the ID<0> identifying bit or the Y<6> command bit is high. Similarly, the output of the NOR gate 382 will be low if either the Y<1> command bit matches the ID<1> bit or the output of an inverter 400 is high which results when the output of a NAND gate 402 is low which occurs when the Y<6> and Y<0> commands bits are both high. Similarly, the output of the NOR gate 384 is low whenever either the Y<2> command bit matches the ID<2> bit or the Y<0>, Y<1>, and Y<6> commands bits are all high after being coupled through the NAND gate 402 and inverter 400.

[0058] The inputs to the NOR gate 376 will all be low if either input to each of three NOR gates 410, 412, 414 is high. Thus, the inputs to the NOR gate 376 will all be low if the Y<3> command bit matches the ID3 bit, the Y<4> command bit matches the ID<4> bit, and the Y<5> command bit matches the ID<5> bit. All three inputs to the NOR gate 376 will also be low if the Y<0>, Y<1>, Y<6>, Y<2>, Y<3> and Y<4> commands bits are all high. Therefore, the CHPSEL signal will be generated if either the Y<0:5> command bits match the ID<0:5> identifying bits or if the Y<0:6> command bits are all high. The Y<0:6> command bits will all be high whenever the Y<6> command bit is high and the Y<0:5> command bits correspond to number 63. As mentioned above, at power-up, the identifying data ID<0:5> are set to “63” (binary “111111”). Thus, when unique identification data is to be recorded in the ID register 212 (FIGS. 3 and 4), the processor generates a command packet in which the Y<0:6> bits are all high. As a result, the comparator circuit 214 generates a CHPSEL signal which allows the decoder 210 to output a LOADID signal. After the unique Y<0:5> bits have been stored in the ID register 212, they are thereafter compared with the Y<0:5> command bits and, in the event of a match, the CHPSEL signal is generated to allow the memory device containing the command buffer 200 to perform a function corresponding to other bits of the command word.

[0059] The decoder 210 (FIGS. 3 and 4) is illustrated in further detail in FIG. 11. Once again, the operation of the decoder 210 can best be understood by tracing the circuit back from an active high LOADID output. The LOADID output will be high whenever the input of an inverter 420 is low. The input of the inverter 420 is coupled to the output of a NAND gate 422 which will generate a low whenever all of its inputs are high. All of the inputs to the NAND gate 422 will be high when the chip CHPSEL and F<5> inputs are high and the Y<7:19> command bits have a predetermined pattern. More specifically, the F<5> input is coupled through a pair of inverters 424, 426 to one input of the NAND gate 422. Another input to the NAND gate 422 is generated by an inverter 430 which receives the output of a NAND gate 432. The output of the NAND gate 432 will be low to cause the inverter 430 to apply a high to the input of the NAND gate 422 when all of the inputs to the NAND gate 432 are high. The inputs to the inverter 432 will all be high when the SI input is high and all of the inputs to two NOR gates 436, 438 are all low. Thus, the second input to the NAND gate 422 will be high whenever the SI signal is high and Y<13:19> are all low. The third input to the NAND gate 422 will be high whenever a low is applied to an inverter 440 by a NAND gate 442. The output of the NAND gate 442 will be low whenever all of its inputs are high. The first input to the NAND gate 442 is output by a NOR gate 444 which receives the complement of the Y<12> command bit from an inverter 446 and the Y<10> and Y<11> command bits. Thus, the output of the NOR gate 444 will be high when Y<10> and Y<11> are low and Y<12> is high. The second input to the NAND gate 442 is the CHPSEL signal which, as explained above, is high whenever a command packet is intended for execution by the memory device containing the command buffer 200. The third input to the NAND gate 442 will be high whenever all three inputs to a NOR gate 450 are low. The NOR gate 450 receives the Y<7> and Y<8> command bits and the complement of the Y<9> command bit through an inverter 452. Thus, the output of the NAND gate 442 will be low whenever CHPSEL, Y<12> and Y<9> are high and Y<7>, Y<8>, Y<9>, Y<10> and Y<11> are low.

[0060] In summary, a LOADID pulse will be generated to load identifying data into the ID register 212 (FIGS. 3 and 4) on the F<5> pulse from the control circuit 206 (FIGS. 3 and 4) whenever the SI signal is high and Y<19:7> are decoded as “0000000100100.” As explained above, the SI input is coupled to the SO output of another memory device so that the command buffer of only one memory device at a time will generate a LOADID pulse responsive to an initialization command packet.

[0061] The ID register 212 is shown in greater detail in FIG. 12. The ID register 212 includes six latch circuits 460 a-460 f each of which receives a respective command bit Y<24:Y29> from the storage register 208 (FIGS. 3 and 4). The latch circuits 468 a-468 f each include a RESET* input that is coupled to an active low reset signal RESET* through inverters 462, 464. As explained above, prior to receiving the initialization command packet, the memory device is reset. The active low RESET* signal causes all of the latch circuits 460 a-f to output a high which causes all of the bits of the identifying data ID<0:5> to correspond to binary number “63” which allows the comparator circuit 214 to output a CHPSEL signal upon initialization as explained above with reference to FIG. 11. Thereafter, identifying data unique to each memory device are applied to the latch circuits 460 a-f through the Y<24:29> command bits, and the LOADID pulse is then generated as explained above. The LOADID pulse is coupled through an inverter 470 to the S* inputs of the latch circuits 460 a-f while the output of the inverter 470 is coupled through an inverter 472 to the S inputs of the latch circuits 460 a-f. The active high S and active low S* signals cause the latch circuits 460 a-f to store the Y<24:29> command bits as the unique identifying data ID<0:5> for the memory device containing the command buffer.

[0062] The ID register 212 also contains a latch circuit 480 and an inverter 482 for generating the SO output. When the RESET* signal is driven active low, the latch 480 is reset to cause the inverter 482 to output a low SO signal. However, the LOADID pulse latches a low to the output of the latch circuit 480, thereby causing the inverter 482 to drive SO high. The high SO signal is applied to the SI input of the decoder 210 in another memory device as explained above so that the other memory device will respond to the next initialization command packet.

[0063] The latch circuit 460 a-f used in the ID register 212 of FIG. 12 is shown in greater detail in FIG. 13. The latch circuit 460 is identical to the latch circuit 340 shown in FIG. 10 except that it includes only a single latch 346, it pulls the input to the first latch 346 high using the PMOS transistor 352, and it uses an inverter 490 in place of a second transfer gate 348 and latch 350 in the latch circuit 340 of FIG. 10. In operation, the active low RESET* signal turns ON the transistor 352 to drive the output of the inverter 490 high. In response to the active high S and active low S* signals, the transfer gate 344 closes to couple the command bit Y to the output ID after being inverted twice, once by the latch 346 and once by the inverter 490.

[0064] As mentioned above, the command buffer 200 shown in FIGS. 3-13 may be used in place of the command buffer 46 shown in FIG. 2, and the resulting memory device may be used in the computer system shown in FIG. 1 to provide superior operating speed. While the invention has been described herein by way of exemplary embodiments, various modifications may be made without departing from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims. 

1. A command buffer for a memory device adapted to receive a command of N M-bit words on an M-bit bus, the command buffer comprising: M shift registers each having an input terminal, an output terminal, and a clock terminal, the input of each of the shift registers being coupled to a respective bit of the M-bit bus, each of the shift registers having N stages with a respective command bit applied to the input terminal being shifted from one stage to the next responsive to a clock signal adapted to be applied to the clock terminals of the shift registers; a control circuit having a start terminal, a clock terminal, and an output terminal, the control circuit generating a load signal responsive to a predetermined number of clock signals applied to the clock terminal after a start signal has been applied to the start terminal; and a storage register having N*M storage cells each of which has an output terminal, an input terminal coupled to the output of a respective shift register stage, and a load terminal coupled to the output terminal of the control circuit, each of the storage cells storing a signal at the output terminal of the respective shift register stage responsive to the load signal applied to the load terminal of the storage cell, the N*M storage cells collectively outputting a command word.
 2. The command buffer of claim 1 , further comprising a command decoder for determining if at least a portion of the command word has a specific value and generating a select signal in response thereto, the command decoder comprising a latch storing the specific command word value and outputting a comparison word corresponding thereto; and a comparator having a first input coupled to the storage register and a second input coupled to the latch, the comparator comparing the comparison word with at least a portion of the command word and generating the select signal responsive to a match between the comparison word and the portion of the command word.
 3. The command buffer of claim 2 wherein the comparator comprises: an exclusive OR gate for each compared bit of the command word, each exclusive OR gate having a pair of input terminals receiving a bit of the comparison word and a corresponding bit of the command word, the exclusive OR gates collectively generating the select signal responsive to a match between all of the compared bits of the comparison word and the bits of the command word.
 4. The command buffer of claim 1 , further comprising a command decoder comprising: a first decode circuit having an input bus coupled to the respective output terminals of at least some of the storage cells, the first decode circuit generating a latch signal at an output terminal responsive to at least a portion of the command word having a predetermined value; a latch having an input bus coupled to the respective output terminals of at least some of the storage cells, the latch storing at least a portion of the command word responsive to the latch signal and generating on an output bus a comparison word corresponding thereto; and a comparator having a first input bus coupled to the output terminals of at least some of the storage cells and a second input bus coupled to the output bus of the latch, the comparator comparing the comparison word with at least a portion of the command word and generating a select signal responsive to a match between the comparison word and the portion of the command word.
 5. The command buffer of claim 4 wherein the comparator comprises: an exclusive OR gate for each compared bit of the command word, each exclusive OR gate having a pair of input terminals receiving a bit of the comparison word and a corresponding bit of the command word, the exclusive OR gates collectively generating the select signal responsive to a match between all of the compared bits of the comparison word and the bits of the command word.
 6. The command buffer of claim 1 wherein each of the shift register stages comprise: a transfer gate having an input terminal adapted to receive one of the M-bits of the command and transfer the command bit to an output terminal responsive to at least one first predetermined portion of the clock signal; a first storage device coupled to the output terminal of the transfer gate, the first storage device storing the command bit from the output terminal of the transfer gate and applying the stored command bit to an output terminal of the first storage device; a second transfer gate having an input terminal adapted to receive the stored command bit from the output terminal of the first storage device and transfer the command bit to an output terminal responsive to at least one second predetermined portion of the clock signal; and a second storage device coupled to the output terminal of the second transfer gate, the second storage device storing the command bit from the output terminal of the second transfer gate and applying the stored command bit to an output terminal of the second storage device.
 7. The command buffer of claim 6 wherein the second transfer gate comprises first, second, third, and fourth switches connected in series with each other between first and second reference voltages, each of the switches having a control terminal, the control terminals of the second and third switches being coupled the output terminal of the first storage device to receive the stored command bit from the first storage device, the second switch closing responsive to a command bit of one value and the third switch closing responsive to a command bit of another value, a node between the second and third switches being coupled to second storage device, the control terminals of the first and fourth switches being coupled to the clock signal to close the first and second switches responsive to at least one second predetermined portion of the clock signal.
 8. The command buffer of claim 7 wherein the first and second switches each comprises a PMOS transistor and the third and fourth switches each comprises an NMOS transistor, each of the transistors having a gate, a source, and a drain, the gates of the second and third transistor being coupled to the first signal, the gates of the first and fourth transistors are coupled to the clock signal in a manner that causes the gate of the first transistor to be low to turn on the first transistor when the gate of the fourth transistor is high to turn on the fourth transistor.
 9. The command buffer of claim 8 wherein the first voltage comprises a supply voltage and the second reference voltage comprises ground potential.
 10. The command buffer of claim 6 wherein two of the M-bits of the command are transferred to the respective output terminals of the first and second transfer gates responsive to two first and second predetermined portions of each clock signal.
 11. The command buffer of claim 1 wherein the control circuit comprises a shift register having an input terminal adapted to receive the start signal, the shift register having N stages with the start signal applied to an input terminal of the first stage being shifted from one stage to the next responsive to clock signals, the load signal being generated responsive to the start signal being shifted to the output of the Nth stage.
 12. The command buffer of claim 11 wherein the control circuit further comprises a clock sync circuit synchronizing the start signal to the clock signal, the clock sync circuit comprising a logic signal receiving the clock signal and the output of the Nth shift register stage, the logic circuit generating the load signal on a predetermined edge of the clock signal after the start signal has been shifted out of the Nth shift register stage.
 13. The command buffer of claim 1 wherein N is equal to 4 and M is equal to
 10. 14. The command buffer of claim 1 wherein a respective command bit applied to the input terminal of each shift register is shifted through two stages of the shift register each cycle of the clock signal.
 15. A shift register circuit having an input terminal, and output terminal, and a clock terminal, the shift register circuit being adapted to receive a data signal at the input terminal and transfer the data signal to the output terminal responsive to at least one transition of a clock signal applied to the clock terminal, the shift register circuit comprising: a transfer gate having an input terminal, an output terminal, and a clock terminal, the transfer gate receiving the data signal at its input terminal, and transferring the data signal to its output responsive to at least one first predetermined portion of the clock signal; a first latch having an output terminal and an input terminal coupled to the output terminal of the transfer gate, the first latch storing the data signal transferred to the output terminal of the transfer gate and applying the stored data signal to the output terminal of the first latch; first, second, third, and fourth switches connected in series with each other between first and second reference voltages, each of the switches having a control terminal, the control terminals of the second and third switches being coupled to the output terminal of the transfer gate to receive the data signal from the output terminal of the first latch, the second switch closing responsive to a data signal of one value and the third switch closing responsive to a data signal of another value to generate an output signal at an output node between the second and third switches, the control terminals of the first and fourth switches being coupled to the clock signal to close the first and second switches responsive to at least one second predetermined portion of the clock signal; and a second latch having an output terminal and an input terminal coupled to the output node, the second latch storing the output signal and outputting the stored output signal.
 16. The shift register circuit of claim 15 wherein the first and second latches comprise respective pairs of inverters connected to each other input-to-output.
 17. The shift register circuit of claim 15 wherein the first and second switches each comprises a PMOS transistor and the third and fourth switches each comprises an NMOS transistor, each of the transistors having a gate, a source, and a drain, the gates of the second and third transistor being coupled to the first signal, the gates of the first and fourth transistors are coupled to the clock signal in a manner that causes the gate of the first transistor to be low to turn on the first transistor when the gate of the fourth transistor is high to turn on the fourth transistor.
 18. The shift register circuit of claim 17 wherein the first voltage comprises a supply voltage and the second reference voltage comprises ground potential.
 19. The shift register circuit of claim 15 wherein data signals applied to the input terminal of the transfer gate are transferred to the output of the transfer gate twice each cycle of the clock signal, and the first and second switches are closed twice each cycle of the clock signal.
 20. A shift register circuit adapted to receive a data signal output the data signal responsive to at least one transition of a clock signal, the shift register circuit comprising: a transfer gate receiving the data signal and outputting the data signal responsive to the clock signal; a first latch coupled to the transfer gate, the first latch storing the data signal output by the transfer gate and outputting the stored data signal; four switches connected in series with each other between first and second reference voltages, one of the middle switches closing responsive to a data signal of one value and the other middle switch closing responsive to a data signal of another value, the remaining two switches closing responsive to the clock signal so that an output node between the middle two switches may be coupled to either the first or second reference voltage when the remaining two switches close; and a second latch coupled to the output node, the second latch storing a signal generated at the output node and outputting the stored signal.
 21. The shift register circuit of claim 20 wherein the first and second latches comprise respective pairs of inverters connected to each other input-to-output.
 22. The shift register circuit of claim 20 wherein the switch connected to the first reference voltage comprises a PMOS transistor, the switch connected to the second reference voltage comprises an NMOS transistor, the middle switch connected to the PMOS transistor comprises another PMOS transistor, and the middle switch connected to the NMOS transistor comprises another NMOS transistor.
 23. The shift register circuit of claim 22 wherein the first voltage comprises a supply voltage and the second reference voltage comprises ground potential.
 24. The shift register circuit of claim 19 wherein data signals applied to the transfer gate are output twice each cycle of the clock signal, and the switches that close responsive to the clock signal are closed twice each cycle of the clock signal.
 25. A memory device, comprising: at least one array of memory cells adapted to store data at a location determined by a row address and a column address responsive to a command word; a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address responsive to the command word; a column address circuit adapted to receive or apply data to one of the memory cells in the selected row corresponding to the column address responsive to the command word; a data path circuit adapted to couple data between an external terminal and the column address circuit responsive to the command word; and a command word generator generating the command word responsive to a command packet of N M-bit words received on an M-bit bus, the command word generator comprising: M shift registers each having an input terminal, an output terminal, and a clock terminal, the input of each of the shift registers being coupled to a respective bit of the M-bit bus, each of the shift registers having N stages with a data signal applied to the input terminal being shifted from one stage to the next responsive to a clock signal adapted to be applied to the clock terminals of the shift registers; a control circuit having a start terminal, a clock terminal, and an output terminal, the control circuit generating a load signal responsive to a predetermined number of clock signals applied to the clock terminal after a start signal has been applied to the start terminal; and a storage register having N*M storage cells each of which has an output terminal, an input terminal coupled to the output of a respective shift register stage, and a load terminal coupled to the output terminal of the control circuit, each of the storage cells storing a signal at the output terminal of the respective shift register stage responsive to the load signal applied to the load terminal of the storage cell, the N*M storage cells collectively outputting a command word corresponding to a respective command packet.
 26. The memory device of claim 25 , further comprising a command decoder for determining if at least a portion of the command word has a specific value and generating a select signal in response thereto, the command decoder comprising a latch storing the specific command word value and outputting a comparison word corresponding thereto; and a comparator having a first input coupled to the storage register and a second input coupled to the latch, the comparator comparing the comparison word with at least a portion of the command word and generating the select signal responsive to a match between the comparison word and the portion of the command word.
 27. The memory device of claim 26 wherein the comparator comprises an exclusive OR gate for each compared bit of the command word, each exclusive OR gate having a pair of input terminals receiving a bit of the comparison word and a corresponding bit of the command word, the exclusive OR gates collectively generating the select signal responsive to a match between all of the compared bits of the comparison word and the bits of the command word.
 28. The memory device of claim 25 , further comprising a command decoder comprising a first decode circuit having an input bus coupled to the respective output terminals of at least some of the storage cells, the first decode circuit generating a latch signal at an output terminal responsive to at least a portion of the command word having a predetermined value; a latch having an input bus coupled to the respective output terminals of at least some of the storage cells, the latch storing at least a portion of the command word responsive to the latch signal and generating on an output bus a comparison word corresponding thereto; and a comparator having a first input bus coupled to the output terminals of at least some of the storage cells and a second input bus coupled to the output bus of the latch, the comparator comparing the comparison word with at least a portion of the command word and generating a select signal responsive to a match between the comparison word and the portion of the command word.
 29. The memory device of claim 28 wherein the comparator comprises an exclusive OR gate for each compared bit of the command word, each exclusive OR gate having a pair of input terminals receiving a bit of the comparison word and a corresponding bit of the command word, the exclusive OR gates collectively generating the select signal responsive to a match between all of the compared bits of the comparison word and the bits of the command word.
 30. The memory device of claim 25 wherein each of the shift register stages comprise: a transfer gate having an input terminal adapted to receive one of the M-bits of the command and transfer the command bit to an output terminal responsive to at least one first predetermined portion of the clock signal; a first storage device coupled to the output terminal of the transfer gate, the first storage device storing the command bit from the output terminal of the transfer gate and applying the stored command bit to an output terminal of the first storage device; a second transfer gate having an input terminal adapted to receive the stored command bit from the output terminal of the first storage device and transfer the command bit to an output terminal responsive to at least one second predetermined portion of the clock signal; and a second storage device coupled to the output terminal of the second transfer gate, the second storage device storing the command bit from the output terminal of the second transfer gate and applying the stored command bit to an output terminal of the second storage device.
 31. The memory device of claim 30 wherein the second transfer gate comprises first, second, third, and fourth switches connected in series with each other between first and second reference voltages, each of the switches having a control terminal, the control terminals of the second and third switches being coupled the output terminal of the first storage device to receive the stored command bit from the first storage device, the second switch closing responsive to a command bit of one value and the third switch closing responsive to a command bit of another value, a node between the second and third switches being coupled to second storage device, the control terminals of the first and fourth switches being coupled to the clock signal to close the first and second switches responsive to at least one second predetermined portion of the clock signal.
 32. The memory device of claim 31 wherein the first and second switches each comprises a PMOS transistor and the third and fourth switches each comprises an NMOS transistor, each of the transistors having a gate, a source, and a drain, the gates of the second and third transistor being coupled to the first signal, the gates of the first and fourth transistors are coupled to the clock signal in a manner that causes the gate of the first transistor to be low to turn on the first transistor when the gate of the fourth transistor is high to turn on the fourth transistor.
 33. The memory device of claim 32 wherein the first voltage comprises a supply voltage and the second reference voltage comprises ground potential.
 34. The memory device of claim 25 wherein the control circuit comprises a shift register having an input terminal adapted to receive the start signal, the shift register having N stages with the start signal applied to an input terminal of the first stage being shifted from one stage to the next responsive to a clock signal, the load signal being generated responsive to the start signal being shifted to the output of the Nth stage.
 35. The memory device of claim 34 wherein the control circuit further comprises a clock sync circuit synchronizing the start signal to the clock signal, the clock sync circuit comprising a logic signal receiving the clock signal and the output of the Nth shift register stage, the logic circuit generating the load signal on a predetermined edge of the clock signal after the start signal has been shifted out of the Nth shift register stage.
 36. The memory device of claim 25 wherein N is equal to 4 and M is equal to
 10. 37. The memory device of claim 25 wherein the memory device comprises a random access memory.
 38. The memory device of claim 37 wherein the memory device comprises a dynamic random access memory.
 39. The memory device of claim 38 wherein the memory device comprises a packetized dynamic random access memory.
 40. A computer system, comprising: a processor having a processor bus; an input device coupled to the processor through the processor bus and adapted to allow data to be entered into the computer system; an output device coupled to the processor through the processor bus adapted to allow data to be output from the computer system; and a memory device coupled to the processor through the processor bus, comprising: at least one array of memory cells adapted to store data at a location determined by a row address and a column address responsive to a command word; a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address responsive to the command word; a column address circuit adapted to receive or apply data to one of the memory cells in the selected row corresponding to the column address responsive to the command word; a data path circuit adapted to couple data between an external terminal and the column address circuit responsive to a the command word; and a command word generator generating the word responsive to a command packet of N M-bit words received on an M-bit bus, the command word generator comprising: M shift registers each having an input terminal, an output terminal, and a clock terminal, the input of each of the shift registers being coupled to a respective bit of the M-bit bus, each of the shift registers having N stages with a data signal applied to the input terminal being shifted from one stage to the next responsive to a clock signal adapted to be applied to the clock terminals of the shift registers; a control circuit having a start terminal, a clock terminal, and an output terminal, the control circuit generating a load signal responsive to a predetermined number of clock signals applied to the clock terminal after a start signal has been applied to the start terminal; and a storage register having N*M storage cells each of which has an output terminal, an input terminal coupled to the output of a respective shift register stage, and a load terminal coupled to the output terminal of the control circuit, each of the storage cells storing a signal at the output terminal of the respective shift register stage responsive to the load signal applied to the load terminal of the storage cell, the N*M storage cells collectively outputting a command word corresponding to a respective command packet.
 41. The computer system of claim 40 , further comprising a command decoder for determining if at least a portion of the command word has a specific value and generating a select signal in response thereto, the command decoder comprising: a latch storing the specific command word value and outputting a comparison word corresponding thereto; and a comparator having a first input coupled to the storage register and a second input coupled to the latch, the comparator comparing the comparison word with at least a portion of the command word and generating the select signal responsive to a match between the comparison word and the portion of the command word.
 42. The computer system of claim 41 wherein the comparator comprises an exclusive OR gate for each compared bit of the command word, each exclusive OR gate having a pair of input terminals receiving a bit of the comparison word and a corresponding bit of the command word, the exclusive OR gates collectively generating the select signal responsive to a match between all of the compared bits of the comparison word and the bits of the command word.
 43. The computer system of claim 40 , further comprising a command decoder comprising: a first decode circuit having an input bus coupled to the respective output terminals of at least some of the storage cells, the first decode circuit generating a latch signal at an output terminal responsive to at least a portion of the command word having a predetermined value; a latch having an input bus coupled to the respective output terminals of at least some of the storage cells, the latch storing at least a portion of the command word responsive to the latch signal and generating on an output bus a comparison word corresponding thereto; and a comparator having a first input bus coupled to the output terminals of at least some of the storage cells and a second input bus coupled to the output bus of the latch, the comparator comparing the comparison word with at least a portion of the command word and generating a select signal responsive to a match between the comparison word and the portion of the command word.
 44. The computer system of claim 43 wherein the comparator comprises an exclusive OR gate for each compared bit of the command word, each exclusive OR gate having a pair of input terminals receiving a bit of the comparison word and a corresponding bit of the command word, the exclusive OR gates collectively generating the select signal responsive to a match between all of the compared bits of the comparison word and the bits of the command word.
 45. The computer system of claim 40 wherein each of the shift register stages comprise: a transfer gate having an input terminal adapted to receive one of the M-bits of the command and transfer the command bit to an output terminal responsive to at least one first predetermined portion of the clock signal; a first storage device coupled to the output terminal of the transfer gate, the first storage device storing the command bit from the output terminal of the transfer gate and applying the stored command bit to an output terminal of the first storage device; a second transfer gate having an input terminal adapted to receive the stored command bit from the output terminal of the first storage device and transfer the command bit to an output terminal responsive to at least one second predetermined portion of the clock signal; and a second storage device coupled to the output terminal of the second transfer gate, the second storage device storing the command bit from the output terminal of the second transfer gate and applying the stored command bit to an output terminal of the second storage device.
 46. The computer system of claim 45 wherein the second transfer gate comprises first, second, third, and fourth switches connected in series with each other between first and second reference voltages, each of the switches having a control terminal, the control terminals of the second and third switches being coupled the output terminal of the first storage device to receive the stored command bit from the first storage device, the second switch closing responsive to a command bit of one value and the third switch closing responsive to a command bit of another value, a node between the second and third switches being coupled to second storage device, the control terminals of the first and fourth switches being coupled to the clock signal to close the first and second switches responsive to at least one second predetermined portion of the clock signal.
 47. The computer system of claim 46 wherein the first and second switches each comprises a PMOS transistor and the third and fourth switches each comprises an NMOS transistor, each of the transistors having a gate, a source, and a drain, the gates of the second and third transistor being coupled to the first signal, the gates of the first and fourth transistors are coupled to the clock signal in a manner that causes the gate of the first transistor to be low to turn on the first transistor when the gate of the fourth transistor is high to turn on the fourth transistor.
 48. The computer system of claim 47 wherein the first voltage comprises a supply voltage and the second reference voltage comprises ground potential.
 49. The computer system of claim 40 wherein the control circuit comprises a shift register having an input terminal adapted to receive the start signal, the shift register having N stages with the start signal applied to an input terminal of the first stage being shifted from one stage to the next responsive to a clock signal, the load signal being generated responsive to the start signal being shifted to the output of the Nth stage.
 50. The computer system of claim 49 wherein the control circuit further comprises a clock sync circuit synchronizing the start signal to the clock signal, the clock sync circuit comprising a logic signal receiving the clock signal and the output of the Nth shift register stage, the logic circuit generating the load signal on a predetermined edge of the clock signal after the start signal has been shifted out of the Nth shift register stage.
 51. The computer system of claim 40 wherein N is equal to 4 and M is equal to
 10. 52. The computer system of claim 40 wherein the memory device comprises a random access memory.
 53. The computer system of claim 52 wherein the memory device comprises a dynamic random access memory.
 54. The computer system of claim 53 wherein the memory device comprises a packetized dynamic random access memory.
 55. A computer system, comprising: a processor having a processor bus; an input device coupled to the processor through the processor bus and adapted to allow data to be entered into the computer system; an output device coupled to the processor through the processor bus adapted to allow data to be output from the computer system; and a plurality of memory devices each of which is coupled to the processor through the processor bus, each of the memory devices comprising: at least one array of memory cells adapted to store data at a location determined by a row address and a column address responsive to a command word; a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address responsive to the command word; a column address circuit adapted to receive or apply data to one of the memory cells in the selected row corresponding to the column address responsive to the command word; a data path circuit adapted to couple data between an external terminal and the column address circuit responsive to a the command word; and a command word generator generating the word responsive to a command packet of N M-bit words received on an M-bit bus, the command word generator comprising: M shift registers each having an input terminal, an output terminal, and a clock terminal, the input of each of the shift registers being coupled to a respective bit of the M-bit bus, each of the shift registers having N stages with a data signal applied to the input terminal being shifted from one stage to the next responsive to a clock signal adapted to be applied to the clock terminals of the shift registers; a control circuit having a start terminal, a clock terminal, and an output terminal, the control circuit generating a load signal responsive to a predetermined number of clock signals applied to the clock terminal after a start signal has been applied to the start terminal; and a storage register having N*M storage cells each of which has an output terminal, an input terminal coupled to the output of a respective shift register stage, and a load terminal coupled to the output terminal of the control circuit, each of the storage cells storing a signal at the output terminal of the respective shift register stage responsive to the load signal applied to the load terminal of the storage cell, the N*M storage cells collectively outputting a command word corresponding to a respective command packet. a storage device outputting an identification word unique to each respective memory device; a comparator having a first input coupled to the storage device and a second input coupled to the storage register, the comparator comparing the identification word with at least a portion of the command word and generating the select signal responsive to a match between the identification word and the portion of the command word, the select signal enabling the memory device to perform an operation corresponding to the command word.
 56. The computer system of claim 55 wherein the storage device comprises a programmable storage device coupled to the storage register to receive at least a portion of the command word, and wherein the memory device further comprises a decode circuit having an input bus coupled to the respective output terminals of at least some of the storage cells, the decode circuit generating a latch signal at an output terminal responsive to at least a portion of the command word having a predetermined value, the latch signal storing the portion of the command word coupled to the storage device as the identification word.
 57. The computer system of claim 55 wherein the comparator comprises an exclusive OR gate for each compared bit of the command word, each exclusive OR gate having a pair of input terminals receiving a bit of the identification word and a corresponding bit of the command word, the exclusive OR gates collectively generating the select signal responsive to a match between all of the compared bits of the identification word and the bits of the command word.
 58. The computer system of claim 55 wherein each of the shift register stages comprise: a transfer gate having an input terminal adapted to receive one of the M-bits of the command and transfer the command bit to an output terminal responsive to at least one first predetermined portion of the clock signal; a first storage device coupled to the output terminal of the transfer gate, the first storage device storing the command bit from the output terminal of the transfer gate and applying the stored command bit to an output terminal of the first storage device; a second transfer gate having an input terminal adapted to receive the stored command bit from the output terminal of the first storage device and transfer the command bit to an output terminal responsive to at least one second predetermined portion of the clock signal; and a second storage device coupled to the output terminal of the second transfer gate, the second storage device storing the command bit from the output terminal of the second transfer gate and applying the stored command bit to an output terminal of the second storage device.
 59. The computer system of claim 55 wherein the control circuit comprises a shift register having an input terminal adapted to receive the start signal, the shift register having N stages with the start signal applied to an input terminal of the first stage being shifted from one stage to the next responsive to a clock signal, the load signal being generated responsive to the start signal being shifted to the output of the Nth stage.
 60. The computer system of claim 55 wherein N is equal to 4 and M is equal to
 10. 61. The computer system of claim 55 wherein the memory device comprises a random access memory.
 62. The computer system of claim 61 wherein the memory device comprises a packetized dynamic random access memory.
 63. A method of processing a command packet of N M-bit words to generate a command word for use by a memory device, the method comprising: sequentially storing each of the M-bit words; when N of the M-bit words have been stored, transferring the N*M bits to a second storage location; and outputting the command word corresponding to at least part of the N*M bits transferred to the second storage location.
 64. The method of claim 63 , further comprising the step of continuing to store the M-bit words while the N*M bits are transferred to the second storage location.
 65. The method of claim 63 , further comprising the steps of storing the N*M bits transferred to the second storage location and then outputting the command word corresponding to at least part of the stored N*M bits.
 66. The method of claim 63 wherein the step of outputting a command word corresponding to at least part of the N*M bits transferred to the second storage location comprises outputting all of the N*M bits transferred to the second storage location as the command word.
 67. The method of claim 63 wherein N is equal to 4 and M is equal to
 10. 68. The method of claim 63 wherein the memory device using the command word comprises a random access memory.
 69. The method of claim 68 wherein the memory device using the command word comprises a dynamic random access memory.
 70. The method of claim 69 wherein the memory device using the command word comprises a packetized dynamic random access memory.
 71. The method of claim 63 , further comprising the steps of: providing an identification word; and comparing at least a portion of each command word with the identification word, and, in the event of a match, performing in the memory device an operation corresponding to the command word.
 72. The method of claim 63 wherein the step of providing the identification word comprises: determining if at least a portion of the command word has a second predetermined value; and if at least a portion of the command word has a second predetermined value, storing at least a portion of the command word as the identification word.
 73. In a computer system having a processor having a processor bus coupled to an input device, and output device, and a plurality of memory devices, a method of processing a command packet of N M-bit words in each of the memory devices to generate a command word for use by a memory device, the method comprising: sequentially storing each of the M-bit words coupled to a plurality of the memory devices; when N of the M-bit words have been stored in each of the memory devices, transferring the N*M bits to a respective second storage location in each of the memory devices; outputting the command word in each of the memory devices corresponding to at least part of the N*M bits transferred to the second storage location; providing respective identification words unique to each of the memory devices; comparing at least a portion of each command word with the identification word in each of the memory devices; and in the event of a match between the portion of a command word and an identification word in a memory device, performing an operation corresponding to the command word in the memory device having an identification word matching the portion of the command word.
 74. The method of claim 73 wherein the step of providing each of the identification words comprises: determining if at least a portion of the command word has a second predetermined value; and if at least a portion of the command word has a second predetermined value, storing at least a portion of the command word as the identification word.
 75. The method of claim 73 , further comprising the step of continuing to store the M-bit words while the N*M bits are transferred to the second storage location.
 76. The method of claim 73 , further comprising the steps of storing the N*M bits transferred to the second storage location and then outputting the command word corresponding to at least part of the stored N*M bits.
 77. The method of claim 73 wherein the step of outputting a command word corresponding to at least part of the N*M bits transferred to the second storage location comprises outputting all of the N*M bits transferred to the second storage location as the command word.
 78. The method of claim 73 wherein N is equal to 4 and M is equal to
 10. 79. The method of claim 73 wherein a plurality of the memory devices comprise a random access memory.
 80. The method of claim 79 wherein a plurality of the memory devices comprises a packetized dynamic random access memory. 